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 ABSTRACT 
With its remarkable electro-thermal properties such as the highest known thermal conductivity 
(~22W/cm∙ K at room temperature) of any material, high hole mobility (> 2000cm2/V∙s), high critical 
electric field (>10MV/cm), and large bandgap (5.47eV), diamond has overwhelming advantages over 







































































silicon and other wide bandgap semiconductors (WBG) for ultra-high- voltage and high temperature 
applications (>3kV and >450 K, respectively). However, despite their tremendous potential, fabricated 
devices based on this material have not delivered yet the expected high-performance. The main 
reason behind this is the absence of shallow donor and acceptor species. The second reason is the lack 
of consistent physical models and design approaches specific to diamond-based devices that could 
significantly accelerate their development. The third reason is that the best performances of diamond 
devices are expected only when the highest electric field in reverse bias can be achieved, something 
that has not been widely obtained yet. In this context, high temperature operation and unique device 
structures based on the 2DHG formation represent two alternatives which could alleviate the issue of 
the incomplete ionization of dopant species. Nevertheless, ultra-high temperature operations and 
device parallelization could result in severe thermal management issues and affect the overall stability 
and long-term reliability. Additionally, problems connected to the reproducibility and the long-term 
stability of 2DHG based-devices still need to be resolved. 
This review paper aims at addressing these issues by providing the power device research community 
with a detailed set of physical models, device designs and challenges associated to all the aspects of 
the diamond power device value chain, from the definition of figures of merits, the material growth 
and processing conditions, to packaging solutions and targeted applications. Finally, the paper will 
conclude with suggestions on how to design power converters with diamond devices and will provide 
the roadmap of diamond devices development for power electronics. 
1. Introduction 
The increasing demand for a low carbon and energy efficient society has raised the need for new 
technologies for power electronics applications. In this context, wide bandgap (WBG) and ultra-wide 
bandgap (UWBG) semiconductors have been researched to quantify their advantages in terms of 
efficiency, current density, thermal performance, radiation hardness, switching frequency, and form 
factor of the overall power system compared to Si devices and systems [1-3]. The mature technology 
and the best trade-off between performance and cost have been so far the key to success of Silicon-
based power devices and circuits. Nevertheless, there exists a huge variety of applications in the 
medium- to high- power (e.g. automotive sector, satellite communications, high speed trains, mobile 
terminals) where Si-based devices reach their limit in terms of efficiency due to ON state and switching 
losses and poor thermal dissipation management. While GaN and 4H-SiC devices have been 
successfully commercialized and also demonstrated to outperform their Si-based counterparts [4, 5], 
diamond and other UWBG semiconductors still face a number of challenges which are hindering the 
full exploitation of their superior physical properties (see table 1).  
Despite its challenges, diamond has distinctive advantages when compared to other UWG 
semiconductors, due to its high hole-electron mobility, critical electric field, the highest known 
thermal conductivity and the widest bandgap [6, 7]. It has also peculiar features such as electron 
emission from hydrogen terminated surfaces, hopping conduction and surface transfer doping on 
hydrogen terminated surfaces. Recent breakthroughs have demonstrated efficient chemical vapor 
deposition (CVD) doping techniques for both p-type and n-type dopant species and relatively large 
area high pressure high temperature (HPHT) and CVD substrates [8]. Nevertheless, substrates are still 
limited in terms of cost and availability, and the resistivity of diamond layers is affected by the partial 
ionization of the dopants. More specifically, the lack of shallow dopant species is the main reason 
behind the poor room temperature performance of bulk diamond devices (see fig.1). In spite of this,  
several devices with high ON state current (up to 10A [9]), fast switching performance [10] and high 
breakdown voltage (>2kV) without any field relief structure [11] have been manufactured. Although 
the future commercialization of such devices seems to be limited only to niche applications (mainly 







































































high power, frequency and temperature), future optimization of substrate growth techniques and 
device fabrication steps could enable the use of diamond devices in a wider range of applications.  
This topical review is organised as follows. Section 2 focuses on the specific techniques to improve the 
doping efficiency and control, the unique properties arising from surface termination, the 
heterojunction structures and the carrier mobility for diamond. Section 3 presents a thorough 
investigation of the figures of merit applied to the specific scenario of diamond power devices and 
introduces a more global approach which allows to compare different diamond FETs. Section 4 deals 
with a systematic review of the applications and current state-of-the-art of diamond. It also highlights 
the issues that still need to be addressed prior to commercialization. In sections 5, the system level 
benefits of diamond diodes and FETs and their potential use in power converters are addressed. 
Finally, a suggested roadmap to a market-ready diamond power technology concludes this paper in 
section 6. 
Table 1. Material properties of silicon, WBG and UWBG semiconductors for power applications.  
  
Material 
 WBG UWBG 
Silicon 4H-SiC GaN Ga2O3 Diamond AlN 
Bandgap (eV) 1.1 3.3 3.4 4.9 5.5 6.1 
Critical Electric 
Field(MV/cm)* 








300 1060 300 











150 370 100(on Si) 
165(on Shappire) 
253 (on GaN) 
11-27 2200 - 2400 253-319 
Relative permittivity 
(a.u.) 
11.8 9.8 9 9.9 5.5 8.5 
Substrate 
diameter(inch)** 
8-17.7 8 8 4 <1 2 
Substrate 
Dislocations (per cm-2) 
<10 102 104 104 104-106 104 
Saturatio




1 1.9 2.5 
 
2 2.5 1.4 
hole 0.8 1.2 ---- ----- 1.4 -- 
Built-in Voltage 
(V)*** 
0.6 2.8 2.9 ---- 4.9 -- 
n-type dopants available available available available moderate moderate 













HEMTs -- --- -- 
 
* Critical electric field and mobility are assumed to be doping independent. 
** Typical size. 
*** Calculation assumed constant doping for both sides of the junction (10x15cm-3), room temperature conditions and bandgap values 
which can be found in the table. 








































































Figure 1, Vertical Ron_spec vs BV unipolar limit for semiconductors and comparison with experimental results at room temperature (T=300K) 
(a) and for high operating temperature (T=450K) (b). The calculated limit is the result of an optimization procedure which assumes PT profile 
for the electric field, mobility function of temperature and doping, temperature dependent breakdown field for 4H-SiC (calculated by means 
of the ionization integral) and the incomplete ionization in the case of p-type diamond. Silicon RT is used as reference considering a constant 
critical electric field (table 1). As it can be noted, boron doped diamond (p-type diamond) shows a better trade-off only for high temperature 
(b). Data taken from[11-21] and references therein. 
2. Material requirements and modelling 
2.1. Substrates and growth 
Diamond crystals are usually classified on the basis of the type of impurities concentration (nitrogen 
and boron) and their arrangement in the crystalline structure. An accurate classification of diamond 
crystals can be found in table 2 and it applies to both natural and synthetic diamonds (HPHT or CVD). 
Table 2. Classification of Diamond crystals based on the type and amount of impurities. 
Diamond Substrates 
Type I 
It has enough nitrogen concentration 
(0.3%-0.5%) which can be measured 
with Infrared (IR) spectrometry. 
 
Type Ia 
Nitrogen (N) atoms 
replace carbon (C) atoms 
in the lattice (N atoms are 
in substitutional lattice 
sites) and they tend to 
aggregate together. 
Type IaA 
A specific type of Ia with N atoms pairs which 
occupy neighboring lattice site. 
Type IaB 
Cluster of 4 substitutional N atoms 
symmetrically surround a vacancy in the lattice 
structure. 
Type Ib 
N atoms replace C atoms in the lattice, but they are isolated from each other. 
A great part of HPHT diamond substrates is type Ib. 
Type II 
It is characterized by a low nitrogen 
concentration which cannot be 
detected with IR. (usually <1017cm-3) 
Type IIa 
Very low boron and nitrogen concentration which makes this form one of the 
purest diamond crystals available. Diamond gemstone can be included in this 
category. 
Type IIb 
Boron concentration is higher than nitrogen. It has p-type semiconducting 
properties. 
 
The HPHT technique for the realization of synthetic diamond substrates allows to achieve high purity 
with a low defect density but the total size (between 2x2mm2 up to 10x10mm2 for IIa) is restricted 
due to intrinsic limitations of this method. HPHT substrates used for electronic devices are usually type 
Ib due to their relatively low cost and low dislocations density of about 105cm-2, but type IIa substrates 
can achieve even lower dislocations density (<103cm-2) with drawbacks in terms of complex fabrication 
process and cost. CVD growth has less limitations on the size of the substrate (up to 0.5 inch) despite 
the fact that CVD does not allow to achieve the same crystalline quality of HPHT technique. Over 2 






































































inches CVD substrates can be found in a mosaic configuration but the bonding boundaries between 
the wafers can limit the electrical performance of the devices and increase strain and defects in the 
structure [22]. An alternative technique to homoepitaxial growth is the heteroepitaxial growth of 
diamond on Iridium (Ir) and other similar substrates [23, 24]. This process allows to reach over 3 inches 
substrates but with a high dislocation density (between 107-109cm-2).  
 
2.2. Doping and defects 
Due to the peculiar lattice structure and material strength, only shallow doping profiles (<10nm) can 
be obtained by means of high energy ion implantation process in diamond [25, 26]. Recently, thermal 
doping diffusion has been proven and a diamond pn diode based on this doping technique has been 
fabricated and characterized [27, 28]. However, these techniques require further investigations prior 
to becoming a reliable method of fabrication.  Therefore, the incorporation of substitutional dopant 
species during the growth of diamond layers is mainly realized simultaneously with the CVD growth. 
Low boron concentrations (1015cm-3) are relatively easy to implement but fabrication of thick doped 
p-type layers remains challenging due to the loss of the crystallinity. While boron forms an acceptor 
level at 0.38eV from the maximum energy level of valence band (Eva), nitrogen and phosphorus n-type 
dopants result in a much deeper energy level from the conduction band minimum (1.7eV and 0.57eV 
from Eco, respectively).  At the electro-thermal equilibrium, it is possible to solve the charge balance 
equation (with the Fermi statistic) to calculate the total number of holes (or electrons) for different 
temperature and compensation doping[29, 30]. This is shown in fig. 2(a-b).  As it can be observed, 
compensation plays a key-role in the determination of the hole concentration. Besides, as discussed 
in [29], also the mobility and the overall resistivity of diamond layers are affected by the compensation 
level. Nevertheless, the substantial progress in the CVD growth of homoepitaxial grown have allowed 
for ultra-low compensated boron diamond layers (<1%), even for low dopant density. Such 
compensation values which have been achieved by many research groups[31-33] are however still 
difficult to obtain with phosphorous doped layers. Therefore, as all the subsequent results and 
calculations shown in this manuscript will consider boron doped layers, compensation will be 
neglected. However, it is here worth mentioning that all the results can be easily extended in case of 
non-negligible dopant compensation. 
 
Figure 2, (a) hole concentration at the thermodynamic equilibrium vs total boron concentration (NA0) for T=300/500/700K and (b) effect of 
different donor compensation levels (ND=ND0) on the boron activation at T=300K. For the formulas used in the calculation, refer to [34, 35]. 







































































Growth of phosphorous doped diamond layer ensures the lower resistivity for n-type layers but it 
requires high and controlled temperature during the whole growth process [36]. Though it is possible 
to obtain a relatively wide doping window, heavy n-type (>5x1019cm-3) doping still remains challenging 
[37].  In addition, the crystal orientation also plays a key role in determining the quality of the doped 
and intrinsic layers. The <100> orientation is the most common for growing diamond layers. However, 
it is still complicated to grow n-type layers and there are still limitations in the efficiency of p-type 
doping. Conversely, in the <111> direction n-type phosphorous dopants can be incorporated much 
easier and it is possible to achieve one of the highest boron concentration  [38]. Nevertheless, one of  
the significant drawbacks of the <111> orientation is the formation of macroscopic defects which leads 
to a poorer quality of the material [39]. On <110> faces boron concentration can be improved if 
compared with <100> but the reduced surface area hampers the benefits due to the enhanced doping 
control. Other orientations like <113> which have not been deeply investigated yet, may result in 
enhanced control and speed for the doping process of diamond layers.  Macroscopic and microscopic 
defects are also playing a key role in determining the electrical properties [40, 41]. Non-epitaxial 
crystallites, which are a typical feature of homoepitaxial grown diamond, have already been 
demonstrated to affect the performance of MESFETs, MOS and Schottky diamond diodes [42-45]. For 
a complete review of diamond defects and their characterization techniques, the reader can  refer to 
[46]. 
Table 3. Available doping windows for the doping of diamond electronic devices. n-type doping refers to Phosphorous. 
 Available Under development / required 
min max min max 
n-type doping 
concentration 
≈ 3x1015 cm-3 [47] 
 
≈ 8x1019 cm-3 [48] ≈1x1014 cm-3 >1x1020cm-3 
n-type layer 
thickness 
<100nm [47, 49] ≈ 5µm [36] ----------------- >50µm 
p-type doping 
concentration 
≈1x1015cm-3 [50] >1x1021cm-3 [51] < 1x1014 cm-3 ------ 
p-type layer 
thickness 
<10nm ≈100µm [51] -------------- >200µm 
 
2.3. Device surface termination 
2.3.1. Oxygen termination 
Oxygen termination is generally used to improve the adhesion of oxide and diamond layers and it 
induces a positive electron affinity (PEA) of 1.7eV. One of the main drawbacks of such passivation is 
the high FLP effects generated by the presence of high density interface states [52]. Ozone treatment 
and immersion in hot mixed acid are the most common treatments adopted by researchers  to induce 
O-termination in diamond layers [53]. Oxygen terminated (O-terminated)  diamond is also exploited 
for the removal of the hole-type conductive layer (2DHG) [11].  
2.3.2. Hydrogen termination 
On hydrogen terminated (H-terminated) diamond surfaces, both a negative electron affinity (NEA) of 
> - 1eV and a strong FLP are induced [54, 55]. Diamond H-terminated surfaces, which can be obtained 
by either hot filament or plasma treatment, have been widely explored due to their unique property 
of surface conductivity. Even though the origin of surface conductivity is still not well understood [56], 
the presence of adsorbates (i.e. materials with higher binding energy than H-diamond) on C-H 
diamond surface and the local exchange of electrons with the diamond valence band is the most likely 






































































explanation for the formation of the 2DHG. One can also note that these properties have been also 
presented with polycrystalline diamond [57] or heteroepitaxial grown diamond [58]. 
2.4. Heterojunctions with diamond 
Among the possibilities which allow to obtain a RT fully activated diamond channel, heterojunctions 
between diamond and group III nitrides (AlN, GaN and BN) are one of the most promising and 
attractive configurations. As the growth of GaN layers on diamond surfaces is complicated, AlN and 
BN have been identified as best materials for diamond heterojunctions. Kuech et al. [59] reported an 
H-terminated diamond surface with an AlN passivation layer and the first demonstration of a 
AlN/diamond heterojunction np diode was successfully carried out by Miskys et al. [60] by using a MBE 
(Molecular Beam Epitaxy) technique. As the H-terminated surface results in a poor attachment to the 
AlN layer, an O-terminated diamond surface was adopted for the first AlN/diamond heterojunction 
FET realized by Imura et al. [61, 62] with a metal organic vapor phase epitaxy technique.  
2.5. Bulk and surface mobility 
Discrepancies between time-resolved cyclotron resonance (TRCR), time-of-flight (TOF) and Hall 
measurements have generated confusion about the real value of diamond carrier mobility with 
overestimations for hole and electron mobility at RT (7300cm2/Vs for electron and 5300cm2/Vs for 
holes [63]). More specifically, Hall electron mobility values calculated at RT oscillate around 
1000cm2/Vs whilst TOF performed by Isberg et al.[64] shows higher electron mobility, an 
overestimation which may be caused by the approximation of Hall scattering factor, as suggested by 
Pernot [65].  Regarding the electron mobility in n-type layers, intra-valley phonon scattering is the 
dominant scattering mechanism in the high temperature range (regardless of the doping level of the 
layer) while the interaction with the intra-valley acoustic phonon is the main scattering mechanism in 
the middle temperature range [65, 66]. In the low temperature range, ionized impurity and neutral 
impurity scattering are the main scattering mechanisms.  Conversely, hole mobility is subjected to the 
same scattering mechanisms in the low temperature range, intra-band and inter-band acoustic 
phonon scattering are dominating the medium range and the interaction with the optical phonon is 
the main mechanism responsible for the mobility at high temperature (HT).  
 
Figure 3, (a) Hole mobility vs temperature for bulk diamond (experimental and theoretical). The gray rectangle corresponds to typical room 
temperature 2DHG mobility in diamond FET, (b) Hole mobility for H-terminated diamond FETs, O-terminated diamond FETs and delta B-
doped diamond. Data from [65] (references therein) and [67]. 






































































Regarding the hole mobility, some discrepancies between TOF, TRCR and Hall measurements still 
persist with values ranging between 3800cm2/Vs and 2100cm2/Vs at RT with a tendency of 
measurements to confirm the 2100cm2/Vs value [65, 68] (figure 3(a)). However, recent measurements 
tend to agree on the RT values for electron/hole mobilities [31, 32].    
Such mobility values can be reached in pure or low doped diamond, where the limiting mobility 
mechanism is purely intrinsic due to phonon scattering mechanisms. Detailed analysis of the mobility 
dependence versus doping level concerning phosphorus doped n-type [66] and boron doped p-type 
[29, 69, 70] materials have been reported. In uncompensated and highly doped material, the neutral 
impurity scattering is the dominant scattering mechanism because of the large ionization energy of 
the donor and acceptor dopants. In figure 4, the hole mobility has been plotted as function of the 
temperature-doping with the fitted models from [66, 70]. 
 
Figure 4, hole mobility vs doping for boron doped diamond for T=300/500K. The parameters and equations can be found in [65, 66, 70]. 
 
Few studies have analyzed the mobility in hydrogen terminated diamond surfaces. In general, 
extraction of the conductivity (carrier sheet density and mobility) is obtained during the electrical 
characterization of the 2DHG FETs. Besides, values of surface channel p-type channel FETs rarely 
exceed 200-300cm2/Vs due to surface roughness, ionized impurity scattering, and the high surface 
electric field generated by the presence of the negatively charged acceptors which are causing the 
confinement of the 2D hole gas (figure 3(b)). Recently, Li et al. [71] calculated the 2DHG mobility as 
function of the temperature and the hole gas density and then compared their theoretical results with 
a variety of experiments.  
Mobility extraction has been also performed on delta doped FETs showing that the predicted 
enhanced mobility in such layers cannot be achieved and values rarely overcome 20cm2/Vs [72]. On 
C-OH diamond surfaces, the mobility of the inversion layer on lateral MOSFET have been estimated to 









































































3. Figure of merits and system-level comparisons: definition and discussion 
3.1 Limits of existing figures of merits  
Power semiconductor devices are characterized by conduction, switching and OFF state losses. A 
perfect figure of merit would take each contribution into account, with specific interactions at the 
system level (i.e. thermal, driving, electromagnetic compatibility, reliability, sourcing and cost). 
Unfortunately, it is almost impossible to compare different devices based on different technologies 
and/or materials based on a simple figure of merit. As an example, switching losses are not only 
dependent on the power device itself but also on the driving circuit, the topology employed (e.g. based 
on soft or hard switching) and parasitics associated with packaging. One of the most used figure of 
merit in power semiconductor devices is Baliga’s Figure of Merit (BFOM) defined in [74] and equation 
(1). This BFOM has been derived from the specific ON state resistance (equation 2), which can be 
expressed by equation 3 in the case of several assumptions. Consequently, equation 3 introduces the 
BFOM in the typical trade-off between the specific ON state resistance (Ron_spec) and the breakdown 
voltage (BV). However, the assumptions required to directly relate the BFOM with the Ron_spec 
cannot apply in the context of diamond power devices; in diamond bulk devices, the incomplete 
ionization of dopants, and in 2DHG devices, the sheet carrier concentration and specific 2DHG mobility 
must be considered. Consequently, equation (3) is no longer valid and the specific Ron_spec is no 
longer derived by the BFOM. In equations (1-3), µn is the mobility for electrons (µp for holes), ε is the 
dielectric permittivity of diamond, Ec is the critical electric field (table 1), ρDrift is the resistivity, S is the 
active area, LDrift is the length of the drift region and q is the electron charge.  
                                    (1) 
   (2) 
                   (3) 
Consequently, the specific ON state resistance (Ron_spec) is used as a figure of merit to compare 
different devices or materials, for a given range of breakdown voltages. The ON state resistance is 
typically measured by pulsed I-V or calculated based on analytical formula or numerical analyses. The 
device area is extracted from the active area or device area, including or not the termination region. 
The breakdown voltage is measured or calculated based on specific hypotheses. There are mainly four 
issues with the direct comparison of the Ron_spec value among different devices or materials at the 
same breakdown voltage and the use of Ron_spec as a figure of merit: the lack of direct switching loss 
estimation, the different assumptions related to Ron, S and BV between devices or materials, the lack 
of link with the thermal conductivity and the scalability of Ron with the surface. The junction 
temperature at which the comparison is carried out must also be discussed.  
In order to relate the figure of merit to the switching losses, other figures of merit such as Ron∙Qg (or 
Qgd, Qoss) have been introduced [1, 75, 76]. These figures of merit are clearly more complex than the 
Ron_spec FOM alone, albeit harder to predict for diamond power devices. Indeed, actual diamond 
power devices still have small active areas which makes difficult a precise measurement of the 
capacitances related to the active area. These figures of merits are best suited for unipolar devices but 
cannot be used in the context of bipolar devices due to recovery charges and their impact on switching 
losses. Specific studies are required on diamond power devices optimization and measurements, to 
further demonstrate low Qg (gate charge), Qgd (gate-drain charge) and Qoss (output charge), whereas 
𝐵𝐹𝑂𝑀 = µ𝑛,𝑝 ∙ ∙ 𝐸𝑐
3 
(𝐺𝑒𝑛𝑒𝑟𝑎𝑙 𝑐𝑎𝑠𝑒): 𝑅𝑂𝑁_𝑠𝑝𝑒𝑐 = 𝑅𝑂𝑁S = 𝜌𝐷𝑟𝑖𝑓𝑡 ∙ 𝐿𝐷𝑟𝑖𝑓𝑡 =
𝐿𝐷𝑟𝑖𝑓𝑡
𝑞 ∙ (µ𝑛,𝑝 ∙ 𝑛, 𝑝)
 
(𝑊𝑖𝑡ℎ 𝑎𝑠𝑠𝑢𝑚𝑝𝑡𝑖𝑜𝑛𝑠): 𝑅𝑂𝑁_𝑠𝑝𝑒𝑐 =
4 ∙ 𝐵𝑉2











































































most of the recent achievements concentrated on reductions in Ron_spec. Accordingly, the control of 
the Miller ratio between Qgd and Qgs is also an important criterion to consider. Immunity to dV/dt 
and dI/dt and the maximum turn ON and turn OFF switching speeds are equally relevant. Besides these 
parameters, the gate leakage must also be considered. 
 
3.2 Switching losses 
While estimating the conduction loss is straightforward with appropriate conduction models, the 
prediction of switching losses highly depends on multiple parameters such as the parasitic 
capacitances, the gate driver parameters (e.g. transconductance, min and max gate voltage) and 
circuit elements (e.g. parasitic inductances and capacitances). A fair comparison for switching losses 
must include similar electromagnetic compatibility (EMC)/electromagnetic interference (EMI) 
constraints, as large gate currents in MOSFET will lead to reduced switching losses but very high dV/dt 
and dI/dt values. Such high transient values can have negative impacts on motors, cables, common 
mode filters [77], and can cause false switching through the Miller capacitance [78].  Moreover, to 
date there are no studies on the switching losses in diamond FETs, mainly due to the limited availability 
and small size of diamond FETs. A fair comparison of the switching losses among power devices based 
on different materials will depend on the specific application. There are however a few case studies 
of diamond diodes in power commutation cells [79-81], mainly on SBD diamond diodes showing small 
recovery-like currents due to the diode intrinsic transition capacitance. The main problem in 
performing these experiments is to associate small size diamond diodes with power FETs having 
similar voltage capability and parasitic capacitances. The small signal and large signal characterization 
of diamond FETs are then highly desired to be able to benchmark accurately the performances of 
diamond power devices [82, 83].  
The expected benefits for power electronics with unipolar diamond or ultra-wide band gap devices 
are to be able to match the conduction loss of silicon bipolar devices. Given the unipolar conduction 
and the absence of excess charge in the ON state, the switching losses could be dramatically reduced. 
As presented in section 5.3, the benefits of bipolar diamond devices with an efficient resistivity 
modulation will be limited to ultra-high voltage and low switching frequency, due to the large built-in 
potential in diamond and short carrier lifetimes. Consequently, unipolar diamond devices are 
expected to have the highest impact at system level in the short- to mid-term. Despite the issues 
related to switching loss predictions with diamond power devices discussed hereinbefore, one can 
assume several hypotheses to predict the switching performances of diamond unipolar power 
devices; the turn OFF losses with diamond FETs will be neglected as the channel current is turned OFF 
very quickly thanks to the smaller input capacitance (smaller active area) and the high 
transconductance; the turn ON losses are not limited by EMI issues; the drift region is considered in 
NPT configuration; the device is of vertical type. As a result, the lowest possible switching losses in a 
power FET are governed by the stored electric charge in the output capacitance (Coss) during the 
switching transition, where the Coss as a function of VDS can be expressed by equations (4) and (5). In 
equation (4), 𝐶𝑂𝑆𝑆(𝑉)is the output capacitance as a function of the bias, which is typically the transition 
capacitance 𝐶𝑇(𝑉)exhibiting a square root dependence with bias when the drift region is in NPT 
condition. At the breakdown voltage, the transition capacitance 𝐶𝑇(𝐵𝑉) is calculated by equation (5), 
with 𝜖0 × 𝜖𝑟 the permittivity of diamond, S the active area, 𝑑𝐷𝑟𝑖𝑓𝑡 the thickness of the drift region. 
Whereas two FETs or one FET and one diode will be associated in a power commutation cell, the active 
area of each power device can be different as a function of the duty cycle. As a consequence, only the 
Coss of one power device can be considered for the estimation of the minimum power losses 𝑃𝑠𝑤.𝑜𝑛, 






































































as proposed for example in [84] and equation (6), where 𝑉 is the switched voltage and f the switching 
frequency. 




                            (4) 




∗ ×S                                          (5) 
     𝑃𝑠𝑤.𝑜𝑛(𝑉) =
2
3
× 𝐶𝑇(𝐵𝑉) × √𝐵𝑉 × 𝑉
3
2 × 𝑓 
                                         (6) 
 
3.3 Other criteria for system-level comparison 
In an actual application the best power device is the one minimizing total losses while respecting key 
constraints (e.g. maximum junction temperature and power density). Therefore, the optimal device 
area minimizing the sum of switching losses (given by (6)) and conduction losses (related to (2) or (3)) 
can be determined for a fixed set of specifications (switching frequency, breakdown  voltage, rated 
current, NPT profile) thanks to the models and discussions presented earlier in this section and in 
other articles such as [84]. Figure 5 shows an example of a 1.7kV diamond vertical unipolar power FET, 
switching 1200V-50A at 20kHz or 100kHz, with a maximum junction temperature of 425K/450K and a 
duty cycle of 0.5. At the optimal area of 0.25cm² (20kHz), the total losses represent 12W (0.04% of 
switched power), the current density in ON state is 200A/cm² and the total power loss density is 
54W/cm² (similar results are observed between T=425K and 450K). If the switching frequency is 
increased up to 100kHz, the optimal area becomes 0.1cm², the total losses 27W, the current density 
in ON state 500A/cm² and the total power loss density 270W/cm² (figure 5(a)). If this power density is 
too high for the thermal spreader, the active area must be increased, in the price of increased total 
power losses, or the switching frequency must be reduced.  This simple approach can be applied to 
compare different devices or materials for the same specifications. As an example, a commercially 
available 1700V SiC MOSFET has been chosen for reference [85] and while applying the same 
modelling, figure 5(b) presents the performances for both materials under the same specifications 
(20kHz switching frequency). The diamond device will be almost ten times smaller, with more than 
three times lower total losses than SiC. This is even done at a higher temperature of 450K for diamond 
comparatively to 425K for SiC, which is also a huge benefit at the system level (see section 5).  
 
Figure 5, (a)Total losses as a function of active area for 1.7kV diamond vertical MOSFETs operating at 425K/450K junction temperature, 
switching 1.2kV, 50A at 20kHz or 100kHz, with a duty cycle of 0.5. Similar results are observed at T=425K and T=450K. At f=100kHz the two 







































































curves T=425K and T=450K overlap (b). Total losses as a function of active area for a 1.7kV diamond vertical MOSFET operating at 425K/450K 
junction temperature, and a 1.7kV SiC vertical MOSFET operating at 425K, both switching 1.2kV, 50A at 20kHz, with a duty cycle (𝛿) of 0.5. 
Considering that power loss density is still around or below 50W/cm², the switching frequency can be 
increased up to 100kHz – see table 4 for the complete analysis. At both optimal design points, the 
total losses with diamond switching at 100kHz with a junction temperature of 450K are still smaller 
than the total losses of SiC switching at 20kHz. The power density has been however increased from 
20W/cm² in 20kHz SiC to 270W/cm² with the 100kHz Diamond. Increasing the diamond area above 
the optimal area will increase the total losses, while slightly decreasing the power density. In this 
example, it is possible to reduce the power density in diamond from 270W/cm² to 153W/cm², while 
increasing the active area from the optimal value of 0.1cm² to 0.26 cm². At this “non-optimal” design 
(in terms of total loss), the total loss in diamond at 100kHz is the same as the SiC operating at 20kHz 
for the same switched current and voltage.  To conclude this analysis, a global comparison can be 
proposed and is represented in figure 6: the performance of diamond power devices is highlighted 
here, while offering at the same time, smaller active areas, smaller total losses, larger current densities 
and higher junction temperatures. Table 5 shows the comparison of diamond and SiC under the same 
switching conditions at room temperature, where the benefits of diamond are reduced due to the 
high activation energy (no compensation is assumed). In spite of the benefits of diamond in terms of 
total losses and active area, the power loss density has been increased by 250%.  
Table 4. Comparative case study between SiC and diamond for the same application. 
1200V (BV 1700V) 50A 













Optimal Area cm² 0.25 1.85 0.1 0.85 0.26 
Conduction Loss W ≈6 ≈20 ≈13.5 ≈45 ≈5.3 
Switching loss W ≈6 ≈20 ≈13.5 ≈45 ≈34.7 
Total loss W 12 40 27 90 40 
Junction 
Temperature 
 K 450 425 450 425 450 
Current density A/cm² 200 27 500 59 191 
Power loss density W/cm² 54 20 270 105 153 








































































Figure 6, Spider chart comparing diamond and SiC (table 4 data). 
Table 5. Comparative case study between SiC and diamond for the same application, at room temperature. 
1200V (BV 1700V) 50A 





Optimal Area cm² 0.4 1.35 
Conduction Loss W ≈10.7 ≈14 
Switching loss W ≈10.7 ≈14 
Total loss W 21 28 
Junction Temperature K 300 300 
Current density A/cm² 125 37 
Power loss density W/cm² 53 21 
 
Please note that in these comparisons, the following parameters for the SiC MOSFET have been taken 
from its datasheet: initial active area of 0.3cm² (overestimate of active area), with an ON state 
resistance of 100mΩ and 50mΩ, respectively at 425K and room temperature, 180pF parasitic output 
capacitance at 1kV. The performance of the SiC MOSFET has been linearly scaled and compared with 














































































4.  Diamond devices for power converters 
4.1.1  Diodes 
Due to the low incorporation of phosphorous and the high activation energies for n-type dopants, 
diamond Schottky diodes have been mainly fabricated on boron doped layers. Fewer benefits would 
be obtained with bipolar devices due the high built-in voltage of the pn junctions (table 1), which 
would result in a significant ON state voltage drop. The bipolar mode could only be of use in ultra-high 
voltage applications (above 10kV) and low-medium frequency applications, as it will be discussed in 
paragraph 5.3. Manufactured diodes have been reported both featuring unipolar action such as 
Schottky, Metal-Intrinsic-P (MIP), Schottky PN diode (SPND) and bipolar action such as PN junctions 
and PIN diodes (figure 4). 
Regarding p-type diamond Schottky diodes, high blocking voltages (up to 10kV [86]) and critical 
electric field (7.7MV/cm [21]) have been reported in the literature but a significant non-uniformity in 
the material quality has resulted in discrepancies for the reported experiments. Record currents of 
several Ampere have been measured for a few packaged diodes [9] and high temperature operations 
(over 525K) have been experimentally demonstrated  with no observed degradation of the Schottky 
properties [21, 42, 50, 53, 87-92]. The difficulties in obtaining large size of self-standing low-resistive 
single crystal have resulted in the development of pseudo-vertical diamond structures (figure 7), 
where the p++ layers, on which the ohmic contact is deposited, is grown on top of the HPHT substrate. 
Various metals (W, Zr, Cu, etc.) and surface treatments have been explored in order to optimize the 
rectification behavior [93-95], to improve the uniformity of the Schottky metal [42]  and to reduce the 
leakage currents, which result in premature breakdown [53, 96, 97]. The best trade-off obtained so 
far has been achieved with Zr (table 6) [21] for pseudo-vertical diamond diodes, while a 5A, >1kV 
vertical diode has been demonstrated in [87] with Pt Schottky metal.  
Diamond vertical PIN diodes have been successfully reported in [98-101]. Together with the lack of 
carrier lifetime control, reproducibility and uniformity, the high built-in voltage of the pn junction 
(even when operated at high temperature) represents a limiting factor in the development of this 
device structure [102]. To overcome some of the previously mentioned issues, Schottky pn type diodes 
have been suggested [103-106]. The Schottky metal on top of the n-type layer is able to deplete the 
n-type (nitrogen or phosphorous) doped layer in both the ON state and OFF state, allowing for holes 
to be injected from the p+ layer in the ON state and at the same time support the reverse voltage. 
 
Figure 7, Different device structures for diamond diodes. From the left PIN diode, vertical Schottky, pseudo-vertical Schottky, SPND. Best 













































































Table 6. State-of-the-art parameters and key features for diamond diodes depicted in figure 7. ON state current and current density has 
been extracted and reported for different bias conditions. 




Schottky PN diode  
Conduction 
mode 
Bipolar      Unipolar Unipolar Unipolar 
ON state Current <100mA at V=5V  
with T=300K [98, 
99, 107] 
20A at V=1.8V  
with T=300K   [108] 
 
>20A at 1.2V  
with T=500K [108],  
 
≈100mA at V=5V  
with T=300K [42, 109]  
 
 
<100mA at V=7V  
with T=300K [106] 
Breakdown 
voltage 
>11kV [110]  >1.8kV at T=300K 
[111],  
>1.6kV at T=300K [112] >55V at T=300K [103] 
Current Density  >100A/cm2 at 
V=30V 
 <10A/cm2 at V=10V  




with T=500K [98]) 
 >100A/cm2 at    
V=2V  





 with T=500K [108]  
< 100A/cm2 at V=2V 
4500A/cm2  at V=7V  
with T=300K  [21, 42] 
 
>200A/cm2 at V=2V  
(after Zr annealing at 
T=750K) 
<10A/cm2 at   V=2V 
>60kA/cm2 at V=6V  




Notes High built-in 
voltage. 
 
Need long lifetime 
for minority carriers 
(state-of-the-art 
value is estimated 
to be 6ns for holes 
[114]) and highly 








Employed as slow 
neutrons detector 
[100]. 
When the drift 
region is lowly 
doped the device is 
known as MIP+ 
diode. 
 





High scalability and 
fast turn OFF (≈ns). 
 




Low scalability of the 
BV and the Ron_spec. 
 




Schottky metal stable 
up to 700K. 
 
Etching of p+ is needed 
to avoid common 
substrate issues [115]. 
 




No theoretical trade-off 
between BV and Ron_spec. 
 
Highest reported current 
density for diamond diodes. 
 
Positive temperature 
coefficient for the ON state 
current. 
 
High switching speed ≈10 ns  
for low reverse voltage (≈-5V) 
[104]. 
 
Thickness and doping of the n-
type layer set a limit for the 
scalability of the device. 
 
Exploits hopping conduction 
mechanism for the p+ layer.  
 
Thermionic emission current 
dominates below flat-band 
voltage [106]. 
 
4. Metal-Oxide-Semiconductor devices  
 
4.1  Comparative study of MOS stack on oxygen and hydrogen terminated diamond 
The Ideal MOS structure requires an electrostatic potential barrier which hinders the carrier transport 
from the semiconductor to the gate metal. Depending on the carrier transport mechanisms and on 
the specific characteristics of the device, it could also be possible to provide a single potential barrier 
with respect to the conduction or the valence band.  This is the case of H-terminated diamond FETs 
where a single barrier for 2D hole gas is required [116]. Double and triple oxide stacks have also been 






































































investigated on H-terminated diamond surfaces and their electrical properties (i.e. hysteresis, band 
offset, leakage) accurately reviewed in [117]. A schematic band alignment computed with the 
procedure and the parameters defined in [118, 119] has been plotted in figure 8 for both H-
terminated(a) and O-terminated(b) diamond. As it can be noted, only few oxides (like SiO2, Al2O3) 
would allow for a dual barrier with the conduction and valence band of O-terminated diamond.  
Moreover, despite the fact that numerous diamond-oxide interfaces have been studied in the last fest 
years [117, 120], the lack of native oxides for diamond has often resulted in highly defective interfaces 
which have negatively impacted on  the  carrier mobility at the interface. 
 
Figure 8, Band alignment of H-terminated (a) and O-terminated (b) diamond with several oxides. Calculation is based on the parameters and 
the procedure adopted by Robertson and Monch [118, 119]. The NEA for H-terminated diamond results in a negative conduction band offset 
(i.e. no barrier for electrons). Experimental Al2O3 /O-Terminated diamond alignment reported in [121] has been included in figure 8(b). The 
experimental bandgap of Al2O3 on diamond is smaller compared to the value reported by Robertson in [119]. 
4.1.2.1  Oxygen terminated diamond MOS regimes and reliability 
Experimental results have shown that Al2O3 exhibits the best performance in controlling O-terminated 
diamond interfaces. The electrical properties and the band alignment of this stack have been reported 
in [121]. Leakage current mechanism occurring in Diamond/Al2O3/Al has also been investigated by 
Pham et al. [122]. Only recently, a few reliability studies have been reported for diamond MOS stacks. 
In [123],  Loto et al.  have observed a strong impact of the interface defects in the flat band voltage 
shift by means of time dependent bias stress. In addition, it has been demonstrated that the post 
process annealing improves the electrical performance of the MOS capacitor, with a clear 
accumulation regime observed even at relatively low negative bias and with a negligible gate leakage 
current value. 
 
4.1.2.2  Deep depletion and inversion mode MOSFETs 
Among the properties correlated with the wide value of the diamond’ bandgap (5.47eV at RT), the 
small value of the intrinsic carrier concentration has a positive effect on reducing the thermally 
generated minority carriers for the creation of inversion regime formed in the MOSFET devices [124]. 
More specifically, if minority carriers are not provided by source and drain regions or by UV light 
exposure, a deep depletion regime can be obtained for a long and stable duration. The concept of 
temperature-time stable deep depletion effect observed and demonstrated for diamond devices is 
different from the dynamic effect described in other semiconductors like silicon [125-128]. In that 
case, the inversion layer is much more sensitive to time and temperature effects, making deep 







































































depletion only a transient effect able to improve the dynamic BV. Experimental deep depletion 
diamond MOSFETs rely on the Al2O3/(Ti/Pt/Au) stack. High breakdown fields of 4MV/cm have been 
measured for a lateral normally-ON device schematically depicted in figure 9. However, the maximum 
current density observed in [129] is several orders of magnitude lower than the one reached for H-
terminated FETs. 
  
Figure 9, 3D Schematic of the diamond depletion mode MOSFET in vertical FinFet configuration and cross section of a lateral deep depletion 
and inversion mode MOSFET. The gate dielectric and metal surround the whole FIN channel (not shown in the picture). 
Table 7. State-of-the-art parameters and key features for diamond depletion and inversion mode MOSFETs depicted in figure 9. 




 Breakdown voltage >16V at T=300K [130]  > 200V at T=300K [129, 131]  <50V at T=300K [73] 
Current Density* < 1mA/mm at T=300K 
<10mA/mm at T=450K  
with VDS=-15V and VGS=-16V  
[130] 
 
<0.05 mA/mm T=300K   
<2mA/mm  at T=450K  
with VGS=-10V VDS=-1V   
≈0.1mA/mm at T=300K  
with VDS=-15V and VGS=-
16V [131] 
 
<1e-3 mA/mm at T=300K 
≈5e-3 mA/mm at T=450K 
with VGS=-10V VDS=-1V 
 
With selective growth of P+: 
≈3mA/mm at T=523K 
with VGS=0V VDS=-1V 
<1mA/mm at T=300K 
With VGS=-5V VDS=-
1V  [73] 




measurements are not 
reported. However, Gate and 




Max observed drain current is 
limited to 838nA for 
VGS=VDS=-16V at T=300K and 





High temperature operation 
increases the current and 
reduce the threshold 
voltage. 
 
Scaling of the Ron_spec and 
BV is an issue. 
 
Field Plates are needed to 
improve the BV. 
 
Current density is limited by 




Low interface mobility. 
 





First proof of concept. 
*Values reported for the Fin-FET are assuming the true width of the current transport path. 
 







































































Recent reports have demonstrated the possibility of realizing deep depletion diamond Fin-FET with 
CVD boron doping on a <100> 3x3mm2 HPHT undoped substrate. E-beam lithography and O2 dry 
etching have been used to fabricate the Fin-FET structure depicted in figure 9. The low value of the 
boron concentration in the channel (5x1016cm-3) together with the 45nm of SiO2 oxide and the small 
metal work function of Al (≈4.08eV) result in a depletion width of about 55nm. As the depletion region 
width is more than half the Fin channel width, the device exhibits normally-OFF behavior. 
High quality Phosphorous doped n-type diamond body/Al2O3 interface obtained by wet annealing has 
resulted in the first diamond Inversion type lateral MOSFET on a <111> HPHT substrate, as reported 
by Matsumoto et al. [73]. A maximum drain current density of 1.6mA/mm and channel field effect 
mobility of 8cm2/Vs have been extracted from the experimental data at VGS=-12V and VD=-5V (table 
7). This proof of concept for an inversion mode MOSFET resulted in a normally-OFF behavior, with a 
negative threshold voltage (Vth) of about -6.3V.  This high Vth value for the inversion regime is a clear 
signature of high level of interface traps (with a density estimated to be above 6 x1012 cm-2eV-1).  
4.1.4.  JFETs, MESFETs and Bipolar Transistors 
FETs based on metal semiconductor junction (MESFET) or pn junction (JFET) are highly reliable for 
power electronics applications due to the absence of the gate oxide layer which tends to generate 
high density interface states and trapping/de-trapping mechanisms (figure 10). Umezawa et al. [132] 
have fabricated several diamond MESFETs, exploring different Schottky gate metals (Mo, Pt, Al) and 
observed a maximum current density of 1.2mA/mm at high temperature (T=600K) with VGS=0V and 
VDS=-20V due to the enhanced boron activation in the conduction region. High breakdown voltages 
above 2kV with a gate to drain distance of 50µm [133]) have been shown for diamond MESFETs which 
usually exhibit normally-ON characteristics with a high threshold voltage (Vth). Good scalability of the 
breakdown voltage with the gate drain distance has been proven for diamond MESFETs [132]. 
Diamond MESFETs have been also realized in reverse blocking (RB) configurations with a Schottky 
metal for the gate and the drain contacts [134]. 
On the other hand, improvements in the lateral growth of n-type diamond layer in the <111> direction 
have enabled the fabrication of high quality diamond pn+ junction with high rectification ratio and 
breakdown voltages close to 1kV [37, 39, 48, 135, 136]. These pn+ junctions have been used as the 
building block of diamond Junction FET fabricated by Hosino et al. [39]. Different channel width and 
doping levels have resulted in both normally-ON and normally-OFF devices demonstrated in unipolar 
and bipolar conduction mode. The BV measured at different junction temperatures shows a positive 
coefficient, according to the increase of the phonon scattering and consequent reduction of the 
avalanche multiplication coefficient [135]. Normally-OFF JFETs (with a Vth around -1.2V) have been 
manufactured by implementing a parallel reduction of the doping concentration and the channel 
width (≈0.2µm) in order to pinch-off the channel at zero bias. Devices show a good rectification ratio 
but a much smaller current density due to the higher resistivity of the channel region[137]. Despite 
the current density increases at HT, a positive shift of the threshold voltage with the temperature, 
which has been also confirmed by TCAD simulations and experimental results [35, 138], may however 
result in normally-ON operations at elevated temperature. Improvements in terms of current densities 
(table 8) have been achieved with both normally-ON and normally-OFF JFET operating in bipolar 
mode, with the injection of minority carriers (electrons) in the p-type region. However, the bipolar 
conduction also increases the number of carriers in the channel and this would result in a slower turn 
OFF and a more complex gate driving technique.  
The recent progress in the n-type doping technology has also allowed the fabrication of bipolar 
junction transistors (BJTs) [139-141]. Indeed, early fabrication processes have failed to demonstrate 







































































the bipolar mode operation due to the high resistivity of the n-type base layer (around 1018cm-3) and 
the low diffusion length of minority carriers (holes) in the base region. The introduction of the n+ layer 
has enabled both the hopping conductivity and the reduction of the series resistance due to the ohmic 
contact of the base. However, scalability of these devices is highly limited due to the low diffusion 
length [140]. 
 
Figure 10, Schematic cross sections of a diamond BJT, MESFET and JFET. 
Table 8. State-of-the-art parameters and key features for diamond BJTs, MESFETs and JFETs shown in figure 10. 
Device BJT MESFET JFET 
Breakdown 
voltage 
>100V at T=300K[140] >2kV at T=300K[133] 
≈3kV at T=300K for RB 
MESFET [134] 





Max current ~μA at 
VEB>6V[139]. 
≈2 mA/mm at T=500K  
with VDS=-20V VGS=0V [142] 
 
≈0.14 mA/mm at T=300K  
with VDS=-20V VGS=0V [142] 
 
Max current ≈30mA at 
T>550K [6] 
 
≈0.1mA/mm at VDS=-1V 
VGS=0V  at T=600K [132, 142] 
max current (≈2μA) at T=573K 
with VDS< -10V [138, 143] 
 
600A/cm2 at T=500K 
40A/cm2   at T=300K  
with VDS=-1V and Ig=0.2μA/2nA (bipolar 
mode)  [138, 143] 
 
≈3.5kA/cm2 at T=500K 
with VDS=-20V and Ig=1μA (bipolar 
mode)   [143] 
 
Notes Need good doping 
control of both n-type 
and p-type layer. 
 
Lifetime control is 




Radiation hardness even at 
high junction temperature. 
 
Easy fabrication process (only 
requires p-type doping). 
 
Good scaling of the BV with 
the drift layer length. 
Bipolar mode operations and normally-
OFF demonstrated. 
 
Positive temperature coefficient of the 
breakdown voltage. 
 
Requires n+ doping. 
 
High temperature operations improve 
the Ron_spec but the temperature can 
seriously affect the operation mode 
(normally-OFF becomes normally-ON). 
 













































































4.1.5. Two-dimensional hole gas-based FETs 
Two-dimensional hole gas (2DHG) formation near the hydrogen terminated diamond surfaces 
provides an innovative way to obtain an almost zero activation energy hole channel. This effect which 
was unveiled in the early 1990s [144-148],  has been discovered to be useful for the fabrication of 
surface channel FETs [54]. On top of that, the maximum measured channel mobility typically around 
100cm2/Vs and the sheet hole density which oscillates between 1012cm-2 up to 1014cm-2 (with NO2 
adsorption [149, 150]) are promising electrical properties for the next generation of diamond power 
devices [151].  
Atomic layer deposition (ALD) of Al2O3 have been proven to be a new way to uniformly induce the 
hole accumulation layer and improve the overall reliability and stability of the HFETs [149, 152]. 
Compared to the surface adsorbates, the insulating layer possess some unoccupied orbitals or fixed 
negative charges which are responsible for the formation of the 2DHG at the interface [153]. Lateral 
normally-ON HFET with a high breakdown voltage (over 1.5kV) and high temperature (>725K) stability 
have been reported in the literature [57, 154-159]. Lateral triple-gate HFETs which allow carrier to 
flow in both lateral and planar directions have illustrated higher current density and more promising 
downscaling scenarios compared to classic lateral HFETs [160].  
Several solutions have also been implemented to avoid the formation of the 2DHG under the gate 
region and achieve the enhancement mode behavior. For example, Liu et al. [155, 161] deposited a 
double high-k layer oxide to avoid the formation of unoccupied levels and remove the 2DHG from the 
gate region while Kitayabashi et al. [11] obtained the normally-OFF operations with the partial 
oxidation of channel region with C-O bounds.  Because the hole sheet created at the diamond interface 
is not based on piezo-polarization effects as in AlGaN/GaN interfaces, it can be formed in non-planar 
structure (i.e. vertical trenches), as it has already been reported by Inaba et al. and Oi et al. [162, 163] 
(figure 11). Temperature dependence of the leakage current still remains a fundamental issue with 
HFETs due to the residual doping concentration in the bulk region and the lack of proper isolation. In-
situ annealing performed prior the oxide deposition of the hydrogenated diamond surface at ~675K 
was found to be crucial to enhance long-term doping stability of HFETs fabricated on MoO3 and V2O5, 
as reported in [164]. This evidence opens a promising route for the high temperature applications and 
for the possible future commercialization of diamond HFETs. 
 
Figure 11, Schematic cross sections of diamond lateral and vertical HFET. 








































































Table 9. State-of-the-art parameters and key features for diamond lateral and vertical HFET depicted in figure 11. 
Device      Lateral HFET Vertical HFET 
Breakdown 
voltage 
>2kV at T=300K [11] ≈350V  at T=300K [162, 163] 
Current 
Density 
1.3A/mm at T=300K  with VGS=-5V and VDS=-12V   [165] 
0.2A/mm at T=300K  with VGS=-5V and VDS=-1V     [165] 
>0.2A/mm at T=300K and T=600K with 
VDS=-50V and VGS=-20V [162] 
 
<10mA/mm for VDS=-1V and VGS=-5V  
[162] 
 
Notes Lateral current flow limits the scalability of the ON state 
resistance. 
 
BV scalability is limited. 
 
Beneficial for RF applications [157, 166]. 
 
Normally-OFF has been demonstrated. 
 
Fabricated with both poly and mono crystalline diamond. 
The beneficial vertical current spreading 
only starts from the p+ layer.  
 
BV is limited. 
 
Complex fabrication process which 
requires deep etching. 
 
n-type layer specifications are crucial to 
reduce vertical leakage current. 
 
                
4.1.6   Vacuum Switches 
Hydrogen terminated diamond interfaces are well known to exhibit a unique property renowned in 
the literature as NEA (Negative Electron Affinity), already discussed in paragraph 2.3.2. This feature is 
very attractive for the realization of electron emitters as , from a theoretical point of view, electrons 
excited from the valence band or injected from contacts into the conduction band could be efficiently 
emitted in vacuum from the surface without any increase of the device temperature [167-171].  
 
Figure 12, Schematic cross sections of diamond Vacuum switch and its control circuitry. 
 






































































                   Table 10. State-of-the-art parameters and key features for diamond vacuum switch illustrated in figure 12. 
Device Vacuum Switch 
Breakdown voltage 10kV at T=300K [168] 
Current Density  4A/cm2 at VG<-20V at T=300K [170] 
 
Notes Unique device concept. 
 
Maximum current ~mA. 
 
Exploit the NEA of diamond. 
 
Efficiency and output capacitance (Coss) 
need to be improved. 
 
Gate drivers may result in non-
conventional designs for power 
electronics. 
 
Experiments have confirmed electron emission from diamond pn and PIN diodes with an efficiency 
oscillating around 2%. A schematic representation of the diamond vacuum switch fabricated in [168, 
171] is illustrated in the figure 12. 
4.2. Comparison of 2DHG and bulk transistors 
A fair comparison between 2DHG based transistors and bulk doped ones (deep depletion or inversion 
MOSFET, MESFET, JFET) is very important for the optimization of the current diamond FETs’ topologies 
for the next generation of power devices. Firstly, the Ron_spec vs BV dependence needs to be carefully 
analyzed for different operating temperatures. At RT, the high 2DHG concentration gives rise to a total 
resistivity for HFETs which is much lower than diamond bulk FETs. Indeed, while bulk diamond FETs 
tend to exhibit a much higher bulk mobility, their carrier density is seriously affected by the incomplete 
ionization effect. Besides, while the HT effects are almost negligible on the Ron_spec of 2DHG 
channels, their impact on bulk diamond FETs is much more significant due the enhanced activation of 
dopants (figure 3a and 4). Figure 13 shows the structure of the compared devices in the case of 
depletion mode MOSFET, with the consequent expression for the specific ON state resistance 
Ron_spec. Equations (7) and (8) shows the relationship between sheet resistance Rs, and hole mobility 
µ2DHG and sheet concentration in 2DHG Nsheet2DHG (eq. 7), and bulk hole mobility µDrift and 
concentration pDrift and drift region thickness dDrift. The values of µ2DHG and Nsheet2DHG are plotted in 
figure 3b. The values and dependences of µDrift are plotted in figure 3a and 4. For both devices, 
equation (9) shows the relationship between the specific ON state resistance Ron_spec, the sheet 




𝑞 ∙ µ2𝐷𝐻𝐺 ∙ 𝑁𝑆ℎ𝑒𝑒𝑡2𝐷𝐻𝐺




Assuming a constant 
current density through the 
whole drift region thickness 
𝑅𝑆 =
1
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(8) 












































































Figure 14 shows the comparison of lateral bulk and lateral 2DHG devices, for 1kV and 3kV cases, at 
various temperatures. In these plots, only the drift region resistance is considered, incomplete 
ionization of boron and hole mobility dependence with doping and temperature is modeled [70], bulk 
and 2DHG devices have the same LDrift value (NPT condition as predicted by [172]). For bulk devices, 
the relationship between the hole concentration pDrift and the boron concentration NA0 was presented 
earlier in fig.2a). For 1kV, the parameters of the drift region are LDrift =1.9µm and the boron 
concentration NA0  equal to 1.8x1017cm-3. For 3kV, the parameters of the drift region are LDrift =10µm 
and NA0=1.9 1016cm-3. 
 
Figure 13, Surface definition and specific ON state resistance expression for vertical bulk, lateral bulk and lateral 2DHG based diamond 
devices. Only the drift region is considered, as the main source of total series resistance. 
 
Figure 14, Ron_spec vs drift region thickness of diamond lateral devices. Assumptions are µ=100cm2/Vs and constant hole sheet density of 
1013cm-2 for H-terminated diamond FET (Rs=10kOhm/□) and mobility-carrier temperature dependent parameters for oxygen terminated 
diamond bulk FETs. a) 1kV, b) 3kV. As one can observe, the bulk region of a diamond FET needs to be >1.7µm and 6 µm for 1kV and 3kV BV, 
respectively, in order to obtain a reduction of the ON state resistance compared to HFETs. 






































































Typically, lateral 2DHG will have a non-intentionally doped (NID) drift layer, which would result in a 
reduced peak electric field at the breakdown and a wider drift region, with a consequently higher 
Ron_spec (not considered here). The resistivity in lateral 2DHG is assumed to be independent with 
temperature, as evidenced by experimental reports in [173]. As one can note from figure 14, there is 
a minimum drift region thickness for which the lateral bulk devices will have a smaller Ron_spec than 
lateral 2DHG, depending on the BV and junction temperature. The Ron_spec for vertical devices is 
plotted at RT and 450K in figure 1a-b. This analysis must then be integrated in a wider investigation, 
considering additionally voltage threshold tuning, gate and drain leakages, stability and reliability. 
 
4.3 Leakage current in diamond devices  
The increase of the junction temperature, which can enhance the conductivity in Diamond layers 
affected by the incomplete ionization of the dopants, poses some important questions about the 
specific leakage current mechanisms occurring in actual devices. Indeed, such leakage currents, which 
are typically higher for increased junction temperature, can lead the devices into premature 
breakdown phenomena. While the most significant performance degradation has been observed in 
all Diamond devices (e.g. SBDs) with a substantial number of dislocations and non-epitaxial crystallites 
[174], different leakage mechanisms occur in each specific device.  
Regarding Diamond Schottky diodes, thermionic field emission leakage current with barrier lowering 
has shown good agreement with experimental results even at elevated junction temperature [21, 96, 
175]. On the other hand, analysis on Diamond PiN diodes reverse characteristics between 
323K<T<423K have suggested that Poole-Frenkel emission dominates at high electric field while 
hopping conduction is the dominant mechanism at low electric field[102, 176].  
On the other hand, the leakage current of MOS based devices typically depends on the number and 
nature of interfacial traps at the diamond/oxide interface [121]. Leakage current mechanism occurring 
in oxygen terminated Diamond/Al2O3/Al has been investigated by Pham et al. [122]. Authors 
suggested a 4-step mechanism responsible for the negative bias leakage current which originates from 
the hole carriers accumulated at the interface and it involves trap-to-trap tunneling in the oxide and 
charge transfer with the interface states. Thermal annealing of the gate oxide has proven to reduce 
leakage current values in diamond oxygen terminate MOS-based device. With such a thermal process, 
the gate leakage current value was reduced upto <nA/mm (100nA/mm) with VGS=45V and VDS=-175V 
at RT (T=500K). To date, the same analysis has not been carried out yet for hydrogen terminated 
devices. 
Lateral FET devices such as MESFETs and JFETs also suffer from buffer-related leakage current which 
usually increase at high temperature due to the enhanced activation. Such leakage mechanism is also 
present in lateral HFET in which also the unintentionally doped substrate can play a key-role at elevate 
temperature and increase the overall leakage in the device. To date, only few studies have been 
dedicated to leakage current in diamond FETs. Lack of proper isolation between individual devise can 
also contribute to leakage at high voltage values. Reactive Ion Etching techniques can indeed enhance 
sidewall leakage and create shorts and techniques such as partial mesa etch are usually preferred. 
 
4.4 Diamond devices with field relief designs  
Without field relief designs, the typical vertical peak electric field at breakdown in diamond devices is 
limited to 1 to 2.5 MV/cm [6, 46, 91, 112]. Therefore, the use of field relief structures is required in 





































































order to improve the breakdown voltage capability and also to suppress the detrimental effects of the 
device termination on the field-enhanced leakage current mechanisms.  
 
Figure 15, Different topologies for diamond terminations applied to the case of diodes. (a) Planar field plate, (b) Ramp field plate, (c) Floating 
metal rings, (d) Dual metal, (e) JTEs, (f) SIPOS, (g) MESA. Al2O3 has been used as oxide only as an example. 
 
For unipolar mode diamond devices like SBDs, field plate structures (figure 15(a)) have been more 
often adopted in the literature [89, 90, 92, 177, 178]. Theoretical optimization for a single layer FP 
structure has been carried out by Ikeda et al. [91], showing that for a BV reached at a maximum 






































































leakage current density of 10-4A/cm2, an optimum oxide thickness can be obtained for Al2O3 (~1.5µm).  
and SiO2(~0.9µm).  Experimental results on vertical diamond SBDs have illustrated both a reduction of 
the leakage current and an improvement of the BV by using 0.2µm Al2O3 on top of a 10µm p-type 
boron doped layer [46].  
Ramp field plate oxides have been suggested to be one of the most effective ways to reduce the peak 
electric field in SBDs (figure 15(b)). Calibration of ramp FP termination by means of TCAD simulation 
has been performed by Brezeanu et al. [178] and shown an almost ideal BV (92% of efficiency).  
Diamond Schottky diodes with floating metal rings (figure 15(c)) have also been manufactured by 
Driche et al. [179]  and their efficient reduction of the electrostatic potential crowding has been 
confirmed by EBIC measurement. The spacing between the different rings and the number of rings 
influence the peak electric field and the shape of the lateral depletion. Due to the high field gradients 
in diamond, the reduced spacing of such rings induces a high stress on fabrication and lithography. 
In diamond SBDs, the increase of the leakage current based on thermionic field emission effects [174, 
180] could be efficiently tackled with a double metal termination (high barrier (HB) and low barrier 
(LB)), as shown in figure 15(d). By ensuring a low barrier in the central area of the structure while 
increasing it in the periphery of the structure (with metals like Au or Pt), it is possible to contemporarily 
suppress the value of the OFF state current and avoid any increase of the threshold voltage.  
The lack of an efficient n-type doping and the issues arising from the ion implantation have Junction 
termination extensions (JTEs) less effective in diamond (figure 15(e)). Kubovic et al. [181] did not 
observe any improvement after the 10nm of n+ type nitrogen doped layer while Huang et al. [182] 
tried to obtain the same effect through H+ ion implantation to increase the resistivity, reporting a 
breakdown voltage of about 3.7kV for a diamond SBD. 
Semi-insulating polycrystalline silicon (SIPOS) terminations provide a more uniform distribution of the 
field at the expense of an increased surface ohmic leakage (figure 15(f)). This kind of termination 
technique has been experimentally demonstrated for diamond SBDs and MESFETs [183]. MESA 
etching termination technique could be also adopted for diamond pn junctions, as already suggested 
in [110, 184] . However, one has to note that the optimal drift region thickness in diamond is larger 
than 10µm for breakdown voltages above 3kV [172] (theoretical) and etching thick diamond is a 
difficult process as the whole drift region must be etched. There is also the possibility of sidewall 
leakage induced by defects during etch, usually performed by Deep reactive-ion etching (DRIE). These 
considerations currently limit the possibility of MESA termination in the context of high voltage 
diamond devices. 
 
4.5 Packaging, thermal management and reliability 
Due to the novel nature of diamond devices, no dedicated packaging technique has been developed 
yet. A suggested package solution for efficient thermal dissipation and its equivalent Spice DC thermal 
network for a diamond power semiconductor has been illustrated in figure 16. In the literature, only 
few diamond devices have been packaged and tested in power circuits. MESFETs in [89] have been 
packaged on a typical metal-ceramic package where the device was bonded with Au and molded with 
a resin. In [9], vertical type Schottky diodes have been packaged with a silicone-based resin which has 
been then hermetically sealed by the stainless-steel cover.  
 
 








































































Figure 16, Schematic example of a package for a diamond device and its Spice DC thermal equivalent circuit. 
 
As introduced hereinbefore, due to incomplete ionization, the Ron_spec of diamond bulk devices has 
a negative temperature coefficient (NTC).  Furthermore, as demonstrated experimentally in [10], the 
switching losses are not affected much by increased temperatures. As a consequence, the total losses 
of diamond bulk devices have a NTC up to a high temperature where the losses are minimized.  
This important NTC modifies the design of the heatsink with diamond devices, where self-heating can 
be used to increase the junction temperature and to reduce losses at the same time. Consequently, 
the RthCA can be largely increased with diamond devices, leading at the same time to lower power 
losses and smaller and lighter heatsink.  
Figure 17 shows the comparison for two diodes having the same breakdown voltage (1.2kV) and 
current rating (10A), based either on Diamond or 4H-SiC (commercially available SiC device: CPW4-
1200-S010B from Wolfspeed). The device area for Diamond and 4H-SiC are respectively 0.37mm² and 
3.92mm² [185].  In all thermal analyses, the temperature within each die is supposedly uniform and 
equal to the related junction temperature. The ambient temperature has been set to 300K.  
The current flowing through the devices is 10A, with a duty cycle of 50%. Consequently, the 
relationship between the required total case to ambient thermal resistance RthCA, the junction 
temperature Tj and the losses dissipated by the devices are defined by equation (10). Here, only 
conduction losses are taken into account while neglecting the junction barrier height (only conduction 
losses due to the series resistance). 
 
 The diamond device is supposedly vertical, with a doping level of 1.2·1017cm-3 and a drift region 
thickness of 2.5µm as proposed in[172] under the NPT condition. The dependence of Ron with 
temperature has been taken from incomplete ionization and doping and temperature dependence 
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Figure 17, ON state resistance and required Case-Ambient Thermal resistance (RthCA) for 1.2kV 10A power diodes, as a function of the 
junction temperature (Tj). A) Diamond, b) 4H-SiC. 
 
As with other power devices with NTC coefficients, the thermal stability and current focusing 
possibility are serious issues. As an example, the parallelization of such devices can be challenging, 
especially when the diamond dies are poorly thermally coupled. Figure 18 introduces an example 
where two diamond Schottky diodes are parallelized, but have a 10% dispersion in Ron_spec, which 
could be due to process dispersion. In this analysis, the 10% dispersion in Ron_spec is modelled with 
different diode active areas and similar J(V) characteristics.  The initial Ron_spec and its dependence 
with temperature is taken from an actual diamond device [94], exhibiting a similar behaviour as figure 
17a. The load current is 10A with a duty cycle of 50%. 
 
 
Figure 18, Electro-thermal coupling for two diamond diodes parallelized. D1 and D2 have a different size (D2 is 10% bigger than D1) as 
schematically depicted in the electrical circuit. Symbols for the equivalent thermal circuit are described in figure 19. 
 
As a consequence of the different Ron (10%), most of the current is running through one diode (diode 
2, 90% of the load current) and the other is conducting only a small part of the total current (only 
10%). There is a clear current focusing effect due to the separate thermal heatsink and the small 10% 
dispersion in Ron of both diodes. Increasing the RthCA value will lead to higher junction temperatures 
of each parallel diode and for the same operating point. However, the total current is more evenly 
shared between the two diodes, after an electro-thermal transient (Figure 19). Using larger RthCA 
values is however not recommended to mitigate the characteristics dispersions between diodes, as it 
would lead to higher junction temperatures and limited surge current capabilities.  







































































Figure 19, Transient simulation of temperature distribution and power loss for two diamond diodes in parallel, with a separate heatsink. (a) 
RthCA=17K/W and (b) RthCA=54K/W. 
 
The consequences of this simple example are that diamond devices must be thermally coupled in the 
best possible way and that specific thermal simulations must be investigated to optimize the 
paralleling of diamond devices and for diamond power modules. On the same diamond die, one can 
expect that active cells paralleling will not be an issue due to the highest thermal conductivity of 
diamond, albeit with further investigations still required. 
 
Reliability is one of the main concerns in diamond devices. Indeed, as the future generation of 
diamond power circuits is supposed to be working in extreme temperature conditions and for high 
frequency and voltage at the same time, the requirements on the overall system stability are even 
more strict than the one for silicon. Time dependent dielectric breakdown (TDDB) needs to be properly 
addressed (as in GaN) as the increase of the electric field in the structure due to the high voltage 
ratings may lead to a time dependent failure of the protective layers. High frequency performance 
with fast dV/dt and dI/dt could be limited by stray inductances and capacitances with possible 
enhanced oscillations which may result in malfunctions or delay in the turn ON/OFF. Moreover, 
appropriate Gate driving techniques and the reduction of parasitics also need to be considered in the 
design of diamond devices. 
 
5. Benchmark of diamond power devices 
 
5.1 System level benefits and challenges  
P-type transistors and diodes are the most promising diamond devices for future commercialization. 
In particular, the absence of high-performance p-type FETs in the existing power electronics market 
could open a specific opportunity for diamond. As an example, the co-package integration of diamond 
FETs with other FETs based on GaN, β-Ga2O3, AlN and 4H-SiC could represent an powerful solution for 
providing a smart IC avoiding external gate drives and thus reducing the parasitics inductances of 
external interconnections [153, 186].   
However, there exists some obstacles to overcame for diamond before this material can meet 
commercial expectations. Despite the fact that diamond devices would have lower total losses than 
other semiconductors, the power density losses are increased. Consequently, there is a higher stress 
on thermal spreader, accentuated by the higher junction temperatures of diamond devices. The 
system level benefits and challenges of diamond devices can be summarized as follow: 
 
 








































































• Reduced total semiconductor losses as a consequence of lower ON state losses. 
• Increased switching frequency due to smaller active areas and very fast switching with the 
consequent significant reduction in size and weight of passive elements used in filters. 
• Higher junction temperatures, leading to smaller and lighter heatsinks or moving from liquid 
cooling to forced air or even natural convection. 
Challenges 
• Higher power loss density, requiring efficient thermal spreaders and thermal interfaces (i.e. 
complex thermal management). 
• Limited maximum diamond device area. 
• Efficient device parallelization and system turn-on. 
• Reliability and reproducible performance. 
5.2 Power converters with diamond devices 
Diamond devices are usually small in size and therefore can conduct only low currents. From this 
perspective, parallelization becomes an essential technique for increasing the current flowing through 
diamond devices. Examples of diamond diode parallelization in a buck DC/DC converter have already 
been studied in [10] and also partially addressed in paragraph 4.5. In [10], the diamond pseudo-vertical 
Schottky diodes were connected to a common anode and had isolated cathodes. A high side 
commercially available Si MOSFET was implemented in the experimental setup for the double pulse 
test in order to match the requirement of current/voltage of the diodes under test. The presence of 
the Si MOSFET limited the maximum switching speed of the system together with the parasitics (i.e. 
capacitances and stray inductances). However, it is critical to have similar output capacitance between 
the high side device (silicon transistor) and the low side device (diamond Schottky diodes in parallel).  
Coupling parallel diamond devices with high breakdown voltage (>100V or >1kV) and a very low 
current capability (<1mA) on the high side with other power devices made of silicon, SiC or GaN  on 
the low side while maintaining similar output capacitance is very challenging. In [60], a high switching 
speed was observed (tens of V/ns) with reduced oscillations mainly due to the low value of the 
switching current and significantly high ON state resistances. Such a parallelization of diamond devices 
was also analysed for an interleaved configuration which eased the increase of switching frequency 
with benefits related to the output filter design and control bandwidth (figure 20). The interference 
between the diamond diodes integrated on the same chip highlighted the importance of device 
isolation. 
The interleaved setup may represent a promising configuration for the next generation of diamond 
converters with the on-chip integration of parallel p-type FETs on the same substrate. Besides, 
asynchronous DC/DC buck converter could benefit with the addition of a diamond p-channel FET due 
to the simplified gate driving technique (for the high side switch). However, unbalances between the 
different devices may impact negatively on the overall speed and current of the final converter, as 
already pointed out for diamond SBDs (paragraph 4.4). 
Bridge converters with an integrated diamond solution would ideally require n-type FETs to simplify 
the gate driving technique.  Nonetheless, a smart on-chip integration of a gate driver for the low side 
p-type diamond FETs could partially solve the issue arising from the absence of n-type diamond FETs. 
Finally, isolated p-type diamond converters made with only p-type FETs and diodes could offer a 
different solution to tackle the gate driving’ issues of bridge configurations and other converters’ 
typologies.   






































































Figure 20, Schematic of (a) DC/DC buck converter and(b) interleaved converted with diamond p-type FETs and Schottky diodes. Depending 
on the switch, Vss can be positive and Vdd can be negative. 3 separate gate drivers have been represented for the interleaved converter in 
figure (b). Alternatively, a single gate driver with separate inputs and outputs and one GND driver can be implemented. 
5.3 Unipolar vs Bipolar diamond diodes 
With many factors impacting on the electro-thermal performance and different physical mechanisms 
involved in the electron-hole current transport, the optimal choice between unipolar and bipolar 
devices for power electronics’ applications needs be carefully carried out [187, 188]. One of the most 
accurate approaches to follow is the one described by Morisette et al. [187] for SiC diodes. This 
optimization is principally based on maximizing the available current density at a fixed breakdown 
voltage (BV) and switching frequency (f). If one assumes that the package and the cooling system cost 
between the two devices can be assumed identical, the only significant difference in cost is associated 
to the die. Therefore, higher current densities will allow for a reduced die area and lower cost for that 
specific device. 
 
Figure 21, (a) Schottky diode and (b) PIN diode considered in the analysis. The resistance of the contact (Rcont), N+ and P+ type layers is 
neglected in this study (RN+,RP+). The doping of the N+ and P+ region is assumed to be 1020 cm-3 (i.e. the incomplete ionization of these layers 
can be neglected).  
In the analysis presented in this paragraph, a simple inductive load switching circuit is considered and 
the energy dissipated by the main switch (a FET such as a MOSFET/IGBT) is assumed to be directly 
based on the charge stored in the diode. 
Under these assumptions, the static (Pstatic)  and dynamic (Pdynamic)  power density components for a 
power diode can be written as shown in equation (11-12) [74]: 
𝑃𝑠𝑡𝑎𝑡𝑖𝑐 = 𝐽𝐹𝑉𝐹𝛿 + 𝐽𝑅𝑉𝑅(1 − 𝛿)     (11) 





































































𝑃𝑑𝑦𝑛𝑎𝑚𝑖𝑐 = 𝑓(𝐸𝑜𝑛 + 𝐸𝑜𝑓𝑓)           (12) 
Where JF is the current density in the ON state, VF is the forward voltage drop, 𝛿 is the duty cycle 
(assumed equal to 0.5 in this study), JR is the reverse current density, VR is the reverse voltage 
(assumed equal to the BV in this simplified analysis), f is the switching frequency,  and Eon and Eoff are 
the energies loss densities by the diode during the turn ON and turn OFF transient of the diode. In 
addition, VF can be expressed as the sum of the built-in voltage (Vbi) and the specific ON state 
resistance of the diode (RP) multiplied by the forward current density for the PIN diode. In the formula 
(13), the built-in voltage (Vbi) is function of the bandgap(EG), the impurity concentration of the P, P+ 
and N+ type layers, the density of states in the valence and conduction band and the operating 
temperature [34]. A different (but similar) expression holds for SBDs, as shown in (14)[34, 96]. In (14), 
η is the ideality factor of the diode (here assumed equal to 1), Vbn is the barrier height and A* the 
Richardson constant (assumed equal to 88A/cm2K2 from the matching with experimental diamond 
SBDs[96, 97]). 
𝑉𝐹(𝑃𝐼𝑁) = 𝐽𝐹𝑅𝑃(𝑃𝐼𝑁) + 𝑉𝑏𝑖(𝑇, 𝑁𝐴0, 𝑁𝐷0)     (13) 






) =𝐽𝐹𝑅𝑃(𝑆𝐵𝐷) + 𝑉𝑏𝑖(𝑆𝐵𝐷)   (14) 
Regarding the specific ON state resistance of the p region for the Schottky Barrier diode (SBD), the 
absence of minority carriers results in the expression (15) - where p is the active carrier concentration 
calculated by means of the incomplete ionization model and d(SBD) is the optimal punch-through 




  (15) 






  (16) 
where d(PIN) is the optimum drift layer thickness and 𝜏 is the ambipolar lifetime.  
Unlike in the SBD, the best set of coefficients (d(PIN), NA0) cannot be obtained with a closed form 
optimization and an iterative technique by means of TCAD simulations is therefore needed. For the 
purpose of this study, d(PIN) has been calculated by solving the ionization integral with the coefficients 
from [189, 190] and extracting the minimum thickness which gives a specific BV for a fixed dopant 
concentration (NA0) of 5x1014cm-3. This choice of the doping concentration has been carried out to 
allow a good level of conductivity modulation in the p-type layer.  
With the previous assumptions in mind, the charge density stored in the PIN diode (Qs) can be 
expressed as the product JF* 𝜏 and the energy density associated with the reverse recovery of the PIN 
diode during the turn OFF can be expressed by (17): 
𝐸𝑜𝑓𝑓(𝑃𝐼𝑁) = 𝜏𝐽𝐹𝑉𝑅    (17) 
For the purpose of this study, Eon, which is the energy dissipated by the diode during its turn ON, has 
been neglected for both the Schottky and the PIN diode. Furthermore, the Eoff component of the 
diamond SBD has been neglected as no significant stored charge needs to be removed from the p-
type layer, which is only composed of majority carriers (holes in this specific example). Nonetheless, 
high switching frequencies (>100kHz) could have an impact on the dynamic power dissipations with 






































































the flow of the displacement current in the diode. This component (Pdisp) has been taken into account 
for both devices, as shown in equation (18) where ε is the dielectric permittivity of diamond which has 









2   (18) 
Bearing in mind all the previous assumptions, the total power dissipation (static and dynamic) for both 
devices can be expressed as in (19) and (20): 
𝑃(𝑆𝐵𝐷) = (𝐽𝐹𝑉𝑏𝑖(𝑆𝐵𝐷) + 𝐽𝐹
2𝑅𝑝(𝑆𝐵𝐷) ) 𝛿 +  𝐽𝑅𝑉𝑅(1 − 𝛿) + 𝑃𝑑𝑖𝑠𝑝(𝑆𝐵𝐷)                   (19) 
𝑃(𝑃𝐼𝑁) = (𝐽𝐹𝑉𝑏𝑖(𝑃𝐼𝑁) + 𝐽𝐹
2𝑅𝑝(𝑃𝐼𝑁) ) 𝛿 +  𝐽𝑅𝑉𝑅(1 − 𝛿) + 𝑓𝜏𝐽𝐹𝑉𝑅 + 𝑃𝑑𝑖𝑠𝑝(𝑃𝐼𝑁)   (20) 
For the purpose of this study, the component JR has been neglected in both formulas. 
In detail, for the PIN diode, JR is mainly due to thermal generation-recombination process and can be 
ignored if one assumes a good quality of the material (low leakage current due to dislocations and 
defects). Regarding the SBD, such a component of the leakage current needs to be carefully considered 
as it can be significant for high electric field due to the thermionic field emission process. For the 
purpose of this study, the maximum level of the leakage current for SBD has been fixed at 1µA/cm2 
and the optimal 𝑉𝑏𝑛 has been extracted using the procedure illustrated in [96] at different operating 
temperatures. The optimal 𝑉𝑏𝑛 allows to minimize the ON state voltage drop and at the same time to 
maintain the desired leakage current density value for a specific reverse voltage. 
Moreover, the ambipolar lifetime value 𝜏 has been optimized in order to minimize the power density 
expressed in (18) by setting the first derivative of P(PIN) equal to zero (figure 22). The optimal value of 
the lifetime (𝜏 _opt) emerges from the trade-off between the static power dissipation which is reduced 
for high values of lifetime thanks to the conductivity modulation effect and the increased dynamic 
power dissipation which increases for larger stored charge (Qs).  
 
Figure 22, Power density vs ambipolar lifetime for PIN diode plotted with formula (18). For the plot it has been assumed a BV=10kV, constant 
JF of 500 A/cm2 and (a) f=20kHz and (b) f=100kHz. 
Once the set of optimal parameters has been extracted, the procedure can be concluded by fixing a 
value for the maximum power density and by maximizing the JF for each device by using formulas (17) 
and (18). The value of the maximum allowable power density typically depends upon the package 
capability (especially on the thermal spreader design) and it oscillates between 50-300W/cm2 for 






































































commercial devices. In this paragraph, this value has been chosen to be 500W/cm2, a value which is 
justified by the increased thermal capability of diamond devices. 
 
Figure 23, frequency vs reverse voltage domain for two different operating junction temperatures (T=300K(a)/450K (b). The areas in green 
are the ones where the SBD is a better choice than the PIN diode due to the higher current density. 
At RT and for low breakdown voltage (<4kV), the current density for SBDs is higher than PIN diode and 
the SBD is the preferred device for the whole range of frequencies (figure 23). As the BV increases, the 
“optimized” conductivity modulation occurring in the PIN diode allows for reduced power losses. For 
ultra-high BV (>20kV) and for switching frequencies >10kHz, the SBD becomes again superior to the 
PIN diode. At higher junction temperature (T=450K) the trade-off between the two devices is modified 
due to the dependence of the leakage current upon the temperature, the carrier activation, the carrier 
mobility, density of states etc. which modify the set of optimal parameters for the analysis. The voltage 
vs frequency area in which the SBD displays higher current density compared to the SBD is widened 
and the PIN diode becomes a better choice only for reverse voltage >7kV and f<10kHz. 
5.4 Benchmarking of Diamond devices against 4H-SiC and GaN 
In this paragraph, a comparison between the Ron_spec, total semiconductor losses, junction 
temperature, heatsink volume, semiconductor active area, current density and power loss density of 
bulk Diamond devices against GaN on GaN and 4H-SiC power devices is provided. In this comparative 
analysis, only unipolar devices will be considered. Above 3kV and at 10kV in particular, vertical GaN 
devices on bulk GaN substrates will be considered for this study. 4H-SiC vertical bulk devices, already 
demonstrated to withstand up to 27kV [191], will be considered in this analysis. 
The models and basic assumptions for diamond devices are based on those used in the previous 
sections, including incomplete ionization, simplified switching loss model, NPT vertical drift region, 
doping and temperature dependent mobility, impact ionization coefficients for breakdown voltage. 
The parasitic output capacitance (Coss) and the ON state resistance are assumed to be due only to the 
drift region. For the heatsink volume, natural convection is considered with a  volumetric resistance 
of 500cm3.°K/W[192].  
This value typically overestimates the heatsink volume, whereas forced air solutions can reduce the 
heatsink volume by a factor of 5 to 10. However, this assumption will allow a quantitative benchmark 
on diamond devices versus other materials. The ambient temperature will be set to 300K (table 12-
13). 




































































For a 10kV breakdown voltage, the drift region of bulk diamond, bulk GaN and 4H-SiC devices are 
based on the parameters shown in table 11. The switched voltage and current are 6kV and 10A, 
respectively. The duty cycle is set at 0.5 and the switching frequency at 20kHz (note that this is a very 
high switching frequency for such high voltage power devices).  
The comparison between vertical unipolar Bulk diamond, GaN on GaN substrates and 4H-SiC is 
presented in table 12-13, figures 24-27. Key elements can be highlighted: 
• Even at the “low” temperature of 400K, diamond power devices have 29% less total losses 
and heatsink volume than GaN, requiring 22% less active area. With diamond, the current 
density is around 42A/cm², and the loss density is under 130W/cm² at 20kHz, albeit 17% more 
than GaN. The analysis is similar with 4H-SiC, where diamond has 11% less total losses and 
heatsink volume, with 21% more current density. 
• At 450K, Diamond devices have 33% higher current density, 28% less losses and heatsink 
volume than 4H-SiC at the same temperature. Diamond devices have 7% higher power loss 
density than 4H-SiC. Compared to GaN at the same temperature, Diamond devices have 20% 
higher current density, 19% less losses and heatsink volume.  
Increased junction temperature of 500K will allow Diamond devices to gain benefit from the 
increased dopant activation (no compensation is assumed here). At this junction temperature 
diamond devices outperform both SiC and GaN at the same junction temperature. The benefits of 
Diamond devices are even higher if compared with GaN and SiC operating at lower junction 
temperature. In detail: 
• Diamond devices at 500K would require 58% less heatsink volume than GaN operating at 
400K, with at least 17% less losses and half active area. The current density in diamond at 
500K is approximately 40% higher than GaN at 400K. 
• Diamond devices at 500K would require 40% heatsink volume of that of 4H-SiC devices 
operating at 400K, with 20% less losses and 25% less active area. The current density in 
diamond at 500K is 32% higher than that of 4H-SiC devices at 400K. 
Table 11. Device parameters used for the 10kV comparison. 












47µm 2.7e15cm-3 4MV/cm 63.7mOhm.cm² 60.8mOhm.cm² 
Bulk GaN on 
GaN 
n-type 
90.5µm 1.1e15cm-3 2MV/cm 114mOhm.cm² 206mOhm.cm² 
4H SiC 
n-type 














































































Figure 24, Semiconductor total losses as a function of active area for Bulk diamond and GaN for the 10kV target. a) 400K. b) 450K. Total 





Figure 25, Semiconductor total losses as a function of active area for Bulk diamond and 4H-SiC for the 10kV target. a) 400K. b) 450K. Total 














































































Table 12. Comparative case study between GaN on GaN and bulk diamond for the same specifications. 
6kV (BV 10kV) 10A 















K 500 500 450 450 400 400 
Optimal Area cm² 0.22 0.435 0.225 0.325 0.24 0.305 
Conduction Loss W ≈14 ≈23.6 ≈14 ≈17.6 ≈15.5 ≈16.9 
Switching loss W ≈14 ≈23.7 ≈14 ≈17.7 ≈15.5 ≈16.6 
Total loss W 28 47.37 28.6 35.3 30.96 33.49 
        
Current density A/cm² 45.5 23 44.4 30.8 41.7 32.8 
Power loss density W/cm² 127 108.9 127 108.6 129 110 
Heatsink Volume cm3 70 118.4 95.4 117.7 154.8 167.5 
 
 
Figure 26, Spider chart comparing GaN and Diamond power devices and their impact at system level. 
 
For the 10kV range, diamond devices are expected to have smaller losses, heatsink volume and active 
area than other materials. Diamond is still superior to 4H-SiC even at 400K, although the gap in the 













































































Table 13. Comparative case study between 4H-SiC and bulk diamond for the 10kV comparison. 
6kV (BV 10kV) 10A 













        
Junction 
Temperature 
K 500 500 450 450 400 400 
Optimal Area cm² 0.22 0.38 0.225 0.335 0.24 0.29 
Conduction Loss W ≈14 ≈22.5 ≈14 ≈19.9 ≈15.5 ≈17.3 
Switching loss W ≈14 ≈22.7 ≈14 ≈20 ≈15.5 ≈17.3 
Total loss W 28 45.22 28.6 39.86 30.96 34.61 
        
Current density A/cm² 45.5 26.3 44.4 29.9 41.7 34.5 
Power loss density W/cm² 127 119 127 119 129 119 
Heatsink Volume cm3 70 113 95.4 132.9 154.8 173 
 
 
Figure 27, Spider chart comparing 4H SiC and Diamond power devices and their impact at system level. 
 
It is also possible that the performances of diamond devices are yet underestimated. Indeed, 
improvements in the crystal structure could result in larger critical electric fields (above what has 
currently been measured). In that case the impact ionization coefficients would need to be updated 
particularly if thick and low doping drift regions are considered for the 10kV+ range of rated 
breakdowns. To some extent this is also the case for bulk GaN above 3kV and 400K, though it is less 
likely to see a significant difference.  
If one would like to compare power devices at an operating temperature close to RT, table 14 shows 
the system level performances. Please note that industrial ambient temperatures can be as high as 







































































358K, and even up to 398K (e.g. automotive applications). Hence, table 14 also shows the comparison 
between diamond, SiC and GaN, for the same 10K difference between the junction temperature and 
the ambient temperature, but with an ambient temperature of 400K. By comparing tables 12-14 one 
can also note the impact of lower junction temperatures on the heatsink volume and the total losses.  
As shown in table 14, bulk diamond devices are not well suited for an operation at Tj≈300K. This is no 
longer the case when the ambient temperature is increased. Moreover, if a large temperature 
gradient between the junction temperature and the room temperature of 300K is desired to reduce 
the heatsink volume or to increase the current rating, then diamond has significant system-level 
benefits, as presented in tables 12 and 13. 
Table 14. Comparative case study between 4H-SiC, bulk GaN and bulk diamond for a 10K temperature difference between the junction 
temperature and room temperature, or an ambient temperature at 400K. Please note that the unit of the heatsink volume has been modified 
to dm3, compared to the previous tables (cm3). 
6kV (BV 10kV) 10A 
0.5 duty cycle - 20kHz 
Diamond GaN 4H-SiC Diamond GaN 4H-SiC 
Ambient 
temperature 
K 300 300 300 400 400 400 
Junction 
temperature 
K 310 310 310 410 410 410 
Optimal 
Area 
cm² 0.345 0.245 0.215 0.235 0.305 0.3 
Conduction 
Loss 
W 22 13 13 15 17 18 
Switching 
loss 
W 22 13 13 15 17 18 
Total loss W 44 26 25 30 34 36 
Current 
density 
A/cm² 29 41 47 43 33 33 
Power loss 
density 
W/cm² 128 108 119 129 110 119 
Heatsink 
Volume 
dm3 2.2 1.3 1.3 1.5 1.7 1.8 
 
 
6. Future perspettive of diamond power devices  
6.1. The roadmap of diamond 
The main challenges for diamond power devices can be organised in five categories: (i) material, (ii) 
devices, (iii) packaging, (iv) reliability, and (v) integration. Their current status and future prospective 














































































Table 15. Current status and challenges for diamond devices in power electronics. 
 Challenge Current Status Breakthroughs and future 
prospective 
Material Wafer size < 1 inch > 2 inches 
Cost  > 400$ per <1inch wafer  Dependent on the BV (see discussion below 
(i)) 
 
Defects High dislocation density  Lower dislocation density for increasing 
wafer size 
Interface quality Medium-High interface 
states and defects density 
compared to Si devices 
Optimized annealing techniques for 
improving the quality 
Doping p-type with Boron (deep 
acceptor level), lack of 
reliable n-type 
Lower activation energy dopant species, 
new conduction mechanisms 
Devices High BV and current 
FETs 
~2kV for lateral technologies >10kV, >10A for vertical technologies, high 
transconductance, low threshold voltage, 
low Ron_spec transistors. 
High Power p-type 
SBDs 
>1kV, >5A  Improve the BV (field terminations, thick 
and high-quality drift region, etc.) without 
affecting the ON state current (target 
>10kV, >10A). 
N-type FET Not available Development of techniques for low resistive 
n-type layers. 
Leakage current - Dominated by defects 
- Limiting factor for high BV  
Improve material quality  
Lifetime  <10ns >100ns  
Termination Not optimized and may lead 
to TDDB 
New solution for high voltage passivation 
Fast switching Limited to diodes >100V/ns 
Novel device 
structures 
N/A SuperJunctions, floating islands, new 
techniques  
Packaging High temperature 
packaging 
N/A Unique packaging technique for high 
temperature operation (i.e. 175°C for 10kV, 
>200°C for 3kV) 
Ultra-high voltage 
packaging 
N/A New passivation methods, secondary 




Ageing  No ageing test have been 
conducted so far 
Lifetime of diamond devices is still an open 
issue 
Yield N/A Improve the repeatability and 
reproducibility of devices 
Harsh environment  Only few tests have been 
performed 
Show suitability to harsh environments with 
more standard tests 
High switching N/A Resistance to high dI/dt and dV/dt.  
New switching model.  
EMI/EMC would need specific filters design. 
 
Integration Passive components N/A On-chip Integrated capacitances 
,resistances ,inductances to reduce parasitic 
Active devices Limited to logic devices Isolated transistors and/or diodes 
Integrated gate 
driver 
N/A Smart gate driving for p-type FETs would 
improve the switching frequency 
 






































































(i) Material: The decrease in the defects and dislocation density together with the enhancement of 
the interface quality would also enable the reduction of leakage currents (detrimental for high 
temperature operation) and achieve breakdown voltage levels closer to their theoretical predictions. 
The high-cost of the substrate is another crucial aspect to take into account for the commercialisation 
of diamond power devices. Let’s consider diamond devices for a 1.2kV application fabricated on a 
25cm2 (~2.2inch) substrate and recall the price per Ampere (including processing cost) for Si IGBT and 
SiC MOSFET technologies (0.11$/A and 0.65$/A, respectively [193]). Assuming a yield of 60% and an 
active area which occupies 90% of the total die area (the remaining 10% is for the termination region), 
it is possible to estimate the equivalent cost of a diamond substrate in order to be competitive with Si 
IGBT and SiC MOSFET (table 16). A similar calculation has been also made for a ~6kV target (the price 
per ampere for Si Thyristor has been fixed at 1.5$/A[194] and 4$/A for Si IGBT[195]). The ON state 
current and current density, optimal active area, junction temperature and switching frequency have 
been for diamond devices have been taken from tables 4 and 12.Based on these assumptions, the 
equivalent cost of a 2.2-inch diamond substrate for a 1.2kV application which is competitive with SiC 
MOSFET and Si IGBT is calculated to be ~900$ and ~150$; for 6kV the substrate cost needs to be ~450$ 
in order to be competitive with Si Thyristor or ~1200$ comparatively to the Si-IGBT. Nonetheless, it is 
worth mentioning that as Si Thyristor are more suited for ultra-low switching frequency (<1kHz) and 
the comparison with Si-IGBT is more appropriate for higher switching frequency.  Higher current 
densities allowed by, as an example, increased junction temperature, reduced ionization energy or a 
higher loss density will allow to increase the equivalent cost of a diamond device (up to ~4400$ to be 
still competitive with SiC for 1.7kV breakdown voltage). Consequently, the reduction of the specific 
ON state resistance more than the decrease of the total cost and the increase of the total area of each 
diamond wafer, appears to be the best strategy to enable the commercialization of diamond. 
Table 16. Equivalent cost for 2.2inch diamond substrate for different application. The suggested (equivalent) diamond device is able to 
switch the target voltage for a 0.5 duty cycle at f=20kHz. 
hp: 0.5 duty cycle  
f=20kHz 
Diamond, T=450K, 1.2kV 
 
Diamond, T=500K, 6kV 
 
ON state current 
(A) 50 250 10 22 
ON state current 
density (A/cm2) 200 1000 45 100 
active area (cm2) 0.25 0.25 0.22 0.22 
die area (cm2) 0.28 0.28 0.24 0.24 
wafer size (cm2) 25 25 25 25 
yield 0.6 0.6 0.6 0.6 
total number of 
dies 90 90 102 102 
number of good 
dies 54 54 61 61 

















cost per chip ($) 16.25 2.75 81.25 13.75 5 20 11 44 
price per chip ($) 32.5 5.5 162.5 27.5 10 40 22 88 
cost per ampere 





cost of diamond 
2.2inch substrate 














































































(ii) Devices: Technological progress in the wafer and processing quality will also have to focus on four 
key aspects related to device technology and performance: (a) the development of vertical devices 
and novel structures, (b) carrier lifetime control, (c) device termination optimisation which could 
benefit from the fabrication of multi-layer passivation based on high-k materials, and (d) enhanced 
slew rate. In addition, the demonstration of a high-current diamond p-type FET and high-current high-
voltage n-type FET would also lead to smart integration of key components, such as protection, drive 
and possibly R,L,C passives within the same chip. Vertical HFETs and depletion mode FETs seem the 
most promising solution for high current-voltage p-type devices. 
(iii) Packaging: Packaging of diamond devices is an area where significant development will be 
required in particular to accommodate the very high slew rates or the operation in harsh environment 
applications. It is therefore apparent that unique packaging technique, not compatible with those 
available for other WBG materials, need to be put forward.  
(iv) Reliability: As a further step towards the commercialization, diamond devices will need to pass 
reliability tests which can guarantee the guarantee the device performance over a specified time 
period and give an estimation of device lifetime in standard and harsh environment conditions. It is 
very likely that as the development of diamond-based devices progresses, dedicated standards and 
reliability tests will be defined for diamond. 
(v) Integration: Wafer integration of parasitic and smart gate driving circuits will enable low-volume 
diamond converters and improve dV/dt and the dI/dt for the packaged devices. The smart integration 
of diamond and other WBG/UWBG semiconductors (figure 28) could represent one of the possible 
applications of diamond p-type FETs in a monolithic high-speed converter.  
 
Figure 28, schematic of a possible monolithic implementation of diamond and other WBG/UWBG semiconductors. The integration for the 
reduction of parasitics and better thermal performance (through the common diamond substrate).  Kelvin sources have been added in 
view of the fast switching speed achievable by using such a configuration.  
 
 









































































 6.2. Conclusions 
The remarkable advantages of diamond for power electronics have been accompanied by drawbacks 
and limiting factors. While some of the challenges which have hampered for years the development 
of this material have been addressed, other questions still remain unanswered. With the principal aim 
of reviewing the diamond technology and modelling the most promising devices, this topical review 
has provided a new thorough overview of the current state-of-the-art and future trends. Significant 
efforts, especially in the last decade, have resulted in a class of new diamond power devices which 
have the potential to find their place in the diverse power electronics market in the future. The 
comprehensive analysis conducted in this paper has however demonstrated that the superior 
potential of diamond is mainly restricted for high junction temperatures (>450K), medium-high 
frequency (>20kHz) and high voltage (>3kV) applications when compared to 4H-SiC and GaN 
commercial alternatives. Besides, the results illustrated in this work have pointed out the significant 
thermal management issues which needs to be addressed to allow for efficient parallelization of 
multiple diamond devices with a negative temperature coefficient. 
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